

EDA Technology

Course Codez	A040523s	Course Type	Core	Course Nature	Required
Credit	3.0	Total Credit Hours		48	
Course offered by	School of Electronics and Information	Teaching Staff		Department of Electronic Engineering	

School of Electrical and information Engineering
Hangzhou Dianzi University

Instructors

A thick, horizontal yellow brushstroke that spans across the width of the slide, positioned below the title.

⌘ Jiye Huang(黄继业)

E-mail: hjynet@163.com

Mobile:

⌘ Office:

Course Website

⌘ <http://www.icourses.cn/mooc/>

The screenshot displays the iCourse website interface. At the top, the address bar shows "icourses.cn/mooc". The main header features the "爱课程 iCourse" logo and the text "中国大学资源共享课". Below this is a navigation bar with tabs for "首页", "在线开放课程", "视频公开课", "资源共享课", and "学校云". The "资源共享课" tab is currently selected. The main content area is divided into two sections. On the left, there is a featured course titled "流行病学 | EPIDEMIOLOGY" from "哈尔滨医科大学 | Harbin Medical University", accompanied by a world map and data charts. On the right, there is a search section titled "课程搜索" with a search input field containing "EDA技术", a search button, and a dropdown menu for "主讲人" with "杭州电子科技大学" selected. At the bottom right, there is a banner for "电子商务那点事儿" with a shopping cart icon.

Course Website

🔗 <http://www.icourses.cn/mooc/>

The screenshot shows the search results for 'EDA技术' on the icourses.cn MOOC platform. The page includes a navigation bar with links for '首页', '中国大学MOOC', '视频公开课', '资源共享课', '学习社区', and '登录'. A blue header bar displays '全部 课程'. Below this, the current location is indicated as '当前位置: 资源共享课 > 全部 课程'. The search filters are set to '全部' (All), '本科' (Undergraduate), '高职高专' (Higher Vocational Education), '教师教育' (Teacher Education), and '网络教育' (Distance Education). The '按地区' (By Region) filter is set to '北京市' (Beijing), and the '按拼音' (By Pinyin) filter is set to 'A'. The search criteria are: '按课程: EDA技术', '按教师: [empty]', and '按学校: 杭州电子科技大学'. A search button labeled '搜索' is visible. The search results show a course card for 'EDA技术' from '杭州电子科技大学' (Hangzhou University of Electronic Science and Technology), taught by '郭裕顺' (Guo Yushun), with '651人' (651 people) currently learning.

icourses.cn/jpk/searchCoursesbyMulti.action

▪ 首页 ▪ 中国大学MOOC ▪ 视频公开课 ▪ 资源共享课 ▪ 学习社区 登录

全部 课程

▶ 当前位置: 资源共享课 > 全部 课程

全部 本科 高职高专 教师教育 网络教育

按地区: ◀ 北京市 天津市 河北省 山西省 内蒙古自治区 辽宁省 吉林省 黑龙江省 上海市 江苏省 ▶

按拼音: A B C D E F G H I J K L M N O P Q R S T U V W X Y

按课程: 按教师: 按学校:

EDA技术

EDA技术

杭州电子科技大学

郭裕顺

651人正在学习

QQ discussion group

A horizontal yellow brushstroke graphic that spans across the width of the slide, positioned below the title.

Prerequisites



- ⌘ Digital Logic Circuit (数字电路)
- ⌘ **C language programming**

Course Objectives

- ⌘ The course objective (1): establish the design thinking, train the basic design ability, develop the creativity and innovation ability, know the design techniques of the modern digital systems and the verification techniques, and address the economic globalization and the challenges of the knowledge economy.
- ⌘ The course objective (2): use Verilog HDL/VHDL to design the digital system based on understanding the general concept of the EDA technology and by utilizing the basic approaches and procedures of the EDA design.

Course Objectives

- ⌘ The course objective (3): use the EDA tool such as Quartus II and the FPGA hardware development system to design the relatively complicated digital circuits and systems.
- ⌘ The course objective (4): have a good master of the basic experimental skills, and teach the students to make the experimental plan, undertake the experiments and analyze and explain the data.


Graduation requirement

- ⌘ 1-4: understand the system concept and its reflection in the circuit area; Can use the specialized knowledge to fix the complicated problem of the electronics information engineering.
- ⌘ 3-1 can use the specialized knowledge and designing index to confirm the design plan of the circuit and system.
- ⌘ 4-2 can choose the research route and design the promising experimental solution.

Course Overview

- ⌘ **Total Credit Hours: 48**
- ⌘ **Lecture Hours: 30**
- ⌘ **Experiment (Computer) Hours: 18**
- ⌘ **Credit: 3**
- ⌘ Homeworks 9%
- ⌘ Class Attendance 6%
- ⌘ Experiment 15%
- ⌘ Final examination 70%

Course Textbook



EDA技术与Verilog HDL

(英文版)

清华大学出版社

Course Textbook and Reference Book

- [1] Jiye Huang, Song Pan 《EDA technology—Verilog HDL》 (Sixth Edition) Science Press, 2018.
- [2] Michael D.Ciletti. 《Advanced Digital Design with the Verilog HDL (2nd Edition)》 Prentice Hall. 2010.
- [3] Donald E.Thomas, Philip R.Moorby 《Verilog Hardware Description Language 》 . Kluwer AcademicPublishers. 2002.

Experiment

⌘ For the miniproject, you will do


Experiment 1: half adder and full adder	3			4		
Experiment 2: The design of modulus controllable counter	3			6		
Experiment 3: The signal generator of sinusoidal waveform	3			8		
Experiment 4: The design of VGA display control circuit	3			10		
Experiment 5: The design of sequence detector	3			12		
Experiment 6: The design of music playing circuit	3			14		

Lab Location



- ⌘ Use your own computer for the first Experiment
- ⌘ Install the software-Quartus on your own computer
- ⌘ 2 教中楼 237 after week 10
- ⌘ Where and when for the second and third Experiment ?

Experimental board



Course Reference Video

#####microwave mag | hdumail邮件系统 | Grading_百度搜索 | Field-programmable gate | FPGA youtube part1教 | fpga tutorial ppt - Google

youtube.com/watch?v=p18qEaYrvf0

Watch YouTube videos with Chrome. [Yes, get Chrome now.](#)

YouTube

Quantum4 EDA
Project Wizard
Introduction
The New Project Wizard helps you create a new project and preliminary project settings, including the following:

- Project name and directory
- Name of the top-level design entity
- Project files and libraries
- Target device family and device
- EDA tool settings

You can change the settings for an existing project and specify additional project-wide settings with the Settings command (Designments menu). You can use the various pages of the Settings dialog box to add functionality to the project.
 Don't show this file introduction again.

FPGA youtube part1教學
蔡旻勳
Subscribe 0
79 views

Up next Autoplay

FPGA 教學
Microportinc
10,791 views
8:45

EEVblog #496 - What Is An FPGA?
EEVblog
318,835 views
37:44

Lesson01 : 課程概述與如何學好 FPGA.wmv
learningchenchi
907 views
12:01
66% 1.2K/s 17.3K/s

FPGA過去、現在與未來
HKBC Media Limited
178 views
H18 中。半筒
4:57

在这里输入你要搜索的内容
3:00 PM
9/21/2017

Chapter 1

EDA Introduction

EDA?

A thick, horizontal yellow brushstroke that spans across the width of the slide, positioned below the title.

⌘ EDA: **E**lectronic **D**esign **A**utomation

EDA?




⌘ IC


⌘ FPGA/CPLD

⌘ PCB

EDA development histroy



EDA Technology



A thick, horizontal yellow brushstroke with a textured, painterly appearance, spanning across the top of the slide.

ASIC:

Application Specific Integrated Circuit

(专用集成电路)

A thick, horizontal yellow brushstroke with a textured, painterly appearance, spanning most of the width of the slide.

FPGA - **F**ield **P**rogrammable **G**ate **A**rray

（现场可编程门阵列）


CPLD - **C**omplex **P**rogrammable **L**ogic **D**evice


（复杂可编程逻辑器件）


A thick, horizontal yellow brushstroke that spans across the top of the slide, positioned above the main text.


Welcome to the world of programmable
logic!


PLD

















Language



⌘ HDL:

Hardware Description Language

⌘ VerilogHDL

⌘ VHDL

⌘ SystemC

⌘ SystemVerilog

⌘ Chisel

Verilog HDL

- ⌘ It was created by Prabhu Goel, Phil Moorby and Chi-Lai Huang and Douglas Warmke between late 1983 and early 1984.
- ⌘ Chi-Lai Huang had earlier worked on a hardware description LALSD, a language developed by Professor S.Y.H. Su, for his PhD work.
- ⌘ The wording for this process was "Automated Integrated Design Systems" (later renamed to Gateway Design Automation in 1985) as a hardware modeling language.
- ⌘ Gateway Design Automation was purchased by Cadence Design Systems in 1990.

Verilog HDL

⌘ Verilog-95

- With the increasing success of VHDL at the time, Cadence decided to make the language available for open standardization..

⌘ Verilog 2001

-In 2001, IEEE released the second standard version of Verilog HDL (Verilog 2.0), i.e. IEEE Std 1364-2001, also known as Verilog-2001.






Verilog 2005



⌘ SystemVerilog

Circuit description level



- ⌘ Electronic system level (ESL)/System level
- ⌘ Behavioral level
- ⌘ Register transfer level (RTL)
- ⌘ Gate Level
- ⌘ Transistor level/ MOS Level
- ⌘ Physical level





HDL Synthesis

HDL Synthesis:
Transforming HDL description into gate level circuit description

HDL Synthesis

Every step in the design process can be called a comprehensive link.

(1) Conversion from natural language to Verilog algorithm is the natural language synthesis;

(2) Conversion from the algorithm expression to the register transfer level (Register Transport Level, RTL) expression, which is the synthesis from the behavior domain to the structural domain, is the behavior synthesis;

(3) Conversion from RTL level expression to logic gate (including trigger) expression, is the logic synthesis;

(4) Conversion from logic gates to layout level (such as ASIC design) or conversion to FPGA's configuration netlist file, is the layout synthesis or structural synthesis. With the layout information, chips can be manufactured. With the corresponding configuration files, the corresponding FPGA can be turned into a circuit device with special functions.

HDL Synthesis

Conversion from natural language to Verilog algorithm



Natural language synthesis

Conversion from the algorithm expression to the register transfer level (Register Transport Level, RTL) expression



Behavior synthesis

Conversion from RTL level expression to logic gate (including trigger) expression




Logic synthesis

Conversion from logic gates to layout level (such as ASIC design) or conversion to FPGA's configuration netlist file




Layout synthesis or structural synthesis


Running process for HDL synthesizer




Compiler vs. Synthesizer




(a) Software design flow



(b) Hardware design flow



FPGA / CPLD Design Flow



PLD Design Flow

Design Specification




Design Entry/RTL Coding

- Behavioral or Structural Description of Design




RTL Simulation

- Functional Simulation
- Verify Logic Model & Data Flow (No Timing Delays)




Synthesis

- Translate Design into Device Specific Primitives
- Optimization to Meet Required Area & Performance Constraints




Place & Route

- Map Primitives to Specific Locations inside Target Technology with Reference to Area & Performance Constraints
- Specify Routing Resources to Be Used




PLD Design Flow




Timing Analysis

- Verify Performance Specifications Were Met
- Static Timing Analysis



Gate Level Simulation

- Timing Simulation
- Verify Design Will Work in Target Technology



PC Board Simulation & Test


- Simulate Board Design
- Program & Test Device on Board

Counter


```
module cnt4(clk,q);  
input clk;  
output [3:0] q;  
reg q;  
always @(posedge clk) begin  
    q = q + 1;  
end  
endmodule
```

Counter

```
⌘ module cnt4(input clk,output reg[3:0] q);  
⌘ always @(posedge clk) q = q + 1;  
⌘ endmodule
```



CMOS IC Design Alternatives



- Field Programmable Gate Array (FPGA) – a hardware device with programmable logic, routing, memory, and I/O

EDAr



Synopsys

Cadence

MENTOR GRAPHICS(Siemens)

FPGA/CPLD Tools



1、 Intel: **Quartus Prime**

2、 XILINX: **Vivado、 ISE**

3、 MicroChip: **Liberio**

4、 Lattice Semi: **IispLever**

Quartus II



Quartus II - E:/mywork/Nios_OK/SDRAM/nios_sst160_M3/nios_system - nios_system - [nios_system.bdf]

File Edit View Project Assignments Processing Tools Window Help

nios_system

Entity

- Compilation Hierarchy
 - nios_system 3

GW-SOPC+
Mode : No.3

cyc_pll

inst2

inclk0 frequency: 50.000 MHz					
Operation Mode: Normal					
Clk	Ratio	Ph (dg)	Td (ns)	DC (%)	
c0	1/1	0.00	0.00	50.00	
c1	1/1	0.00	0.00	50.00	
e0	1/1	-90.00	0.00	50.00	

Option Value
Location PIN_28

clk

inst4

NOT

sys_clk

nios32

clk

reset_n

in_port_to_the_button_pio[3..0]

Option Value
Location PIN_240

Option Value
Location PIN_233

Option Value
Location PIN_234

Option Value
Location PIN_235

Option Value
Location PIN_236

keyb[3..0]

inst4

ext_mem_bus_address

ext_mem_bus_dat

ext_mem_bus

ext mem bus

Info: No new updates are available on the Quartus II support web site at this time

System Processing

Message: 0 of 1

Location:


Locate

For Help, press F1

291, -73

Idle

NUM




A thick, horizontal yellow brushstroke with a textured, painterly appearance, spanning across the upper middle of the slide.

FPGA - Field Programmable Gate Array


CPLD - Complex Programmable Logic Device

Introduction

Fig. PLD diagram








PLD



PLD

Fig. symbol

	NOT GATE	AND GATE	OR GATE	XOR GATE
IEEE 1991 Standard logic symbols				
IEEE 1984 Standard logic symbols				
Logical expression	$\bar{A} = \text{NOT } A$	$F = A \cdot B$	$F = A + B$	$F = A \oplus B$

电路符号表示




Fig. PLD buffer




Fig. PLD input



Fig. PLD and array





Fig. PLD OR Array



Fig. connection

PROM

Fig PROM:




function:

$$\begin{aligned}
 W_0 &= \overline{A_{n-1}} \dots \overline{A_1} \overline{A_0} \\
 W_1 &= \overline{A_{n-1}} \dots \overline{A_1} A_0 \\
 &\dots \\
 W_{2^n - 1} &= A_{n-1} \dots A_1 A_0
 \end{aligned}$$

PROM

Fig. PROM



function:

$$F_0 = M_{p-1,0}W_{p-1} + \dots + M_{1,0}W_1 + M_{0,0}W_0$$

$$F_1 = M_{p-1,1}W_{p-1} + \dots + M_{1,1}W_1 + M_{0,1}W_0$$



\vdots

$$F_{m-1} = M_{p-1,m-1}W_{p-1} + \dots + M_{1,m-1}W_1 + M_{0,m-1}W_0$$

PROM

Fig. Half_adder by PROM


Fig. PROM



$$F_0 = A_0 \overline{A_1} + \overline{A_0} A_1$$


$$F_1 = A_1 A_0$$

PLA



PLA


Fig. PLA vs. PROM



PAL


PAL:

Fig. PAL diagram:




PAL

Fig. PAL16V8



GAL

GAL16V8




GAL

乘积项逻辑

GAL:
General Array Logic Device

EPLD
Erasable Programmable Logic Device

GAL16V8



输入口

时钟信号输入

逻辑宏单元

输入/输出口

固定或阵列

可编程与阵列

三态控制

GAL





图 寄存器输出结构

图 寄存器模式组合双向输出结构



GAL





图 组合输出双向结构

图 复合型组合输出结构



GAL






图 输出反馈结构

图 反馈输入结构




GAL

图 简单模式输出结构



CPLD


Single Macro Unit Structure of MAX7000 Series



CPLD

(1) 逻辑阵列块(Logic Array Block, LAB)

MAX7128S




CPLD


(2) 宏单元macro units

(3) 扩展乘积项
Extended product term

Figure The structure of the shared extended product term



**Figure:
Parallel
Extension
Feeding**



CPLD

(4) 可编程连线阵列 Programmable Interconnect Array

(5) 不同的LAB通过在可编程连线阵列(PIA)上布线, 以相互连接构成所需的逻辑。 Different LAB wires are connected to the Programmable Interconnect Array (PIA) to form the required logic.







Figure The way of PIA signal wiring to LAB

(6) I/O控制块
I/O control
block

Figure- I/O
Control Block
of EPM7128S
Device




5、FPGA/CPLD Download




多芯片菊花链连接方式的ISP 编程下载接口电路图

ISP功能提高设计和应用的灵活性




未编程前先焊接安装

- 减少对器件的触摸和损伤
- 不计较器件的封装形式



系统内编程--ISP

- 允许一般的存储
- 样机制造方便
- 支持生产和测试流程中的修改



在系统现场重编程修改

- 允许现场硬件升级
- 迅速方便地提升功能

USB Blaster

⌘ USB

- ☒ Altera USB-Blaster

 - ☒ PC→USB→FPGA/CPLD JTAG

 - ☒ LPT（打印机口、并口）

- ☒ Altera ByteBlasterII

- ☒ Altera ByteBlasterMV

⌘ Ethernet

- ☒ Altera EthernetBlaster

- ☒ 远程升级

FPGA

LUT

FPGA LUT:






Figure Internal structure of FPGA LUT unit


Structural module based on lookup table

LUT ?

- An N-input lookup table (LUT) can implement any logic function of N input variables, such as N-input AND, N-input XOR, etc.
- Functions and equations with more than N inputs must be implemented separately with several lookup tables (LUTs).




LUT




FPGA和CPLD有没有什么区别？

Is there any difference between FPGA and CPLD?


LE structure diagram of Cyclone 4E




Cyclone 4E LE General Model



Cyclone 4E LE Dynamic Arithmetic Mode




Cyclone 3 LAB structure




Interconnection between LAB arrays

来自于左侧LAB、M9K存储器块、嵌入式乘法器、PLL、IOE输出的直连通路互连


来自于右侧LAB、M9K存储器块、嵌入式乘法器、PLL、IOE输出的直连通路互连



Control Signal Generation of LAB




Clock Control in Clock Network




Embedded function & module

- ⌘ Embedded memory
- ⌘ Multiplier
- ⌘ Float Point Function
- ⌘ PLL
- ⌘ LVDS
- ⌘ External memory controller
- ⌘


Multiplier



FPGA/CPLD多电压兼容系统



Power supply



PLD Provider




- ⌘ Xilinx
- ⌘ Intel PSG (Altera)
- ⌘ MciroChip (收购MicroSemi)
- ⌘ Lattice Semiductor
- ⌘ China:
 - ⌘ AGM
 - ⌘ GoWin
 - ⌘ 国微


FPGA/CPLD Test

Internal Logic Test



JTAG Boundary Scan Test



FPGA application system



PLD Applications



Altera FPGA Solution

汽车电子 RADAR 自适应巡航控制系统

Intel PSG

The Altera logo is displayed in white, outlined text on a blue rectangular background. A yellow brushstroke effect is visible behind the blue box.

⌘ FPGA

☑ Stratix 10/Stratix V/Stratix IV

☑ Cyclone 10/Cyclone V/Cyclone IV

☑ Array 10/ Array V

☑ MAX 10



HARDCOPY™ II

Stratix 10

Cyclone V

⌘ CPLD

☑ MAX V/MAX II

☑ MAX3000A

Stratix V

Arria GX

MAX II

MAX V

Xilinx



⌘ FPGA

- ☑ Artix-7、 Kintex-7 、 Virtex 7/Virtex 6
- ☑ Zynq UltraScale、 Zynq
- ☑ Spartan 6

⌘ CPLD

- ☑ XC9500XL
- ☑ CoolRunner II



MicroChip(MicroSemi)

⌘ FPGA

☑ Fusion

☑ IGLOO

☑ ProASIC3

⌘ SoC FPGA

☑ SmartFusion2 (CM3)



Lattice

⌘ FPGA

☑ iCE

☑ LatticeXP

☑ LatticeECP

⌘ CPLD

☑ MachXO

☑ ispMACH



JTAG Test

IO function

引脚	描述	功能
TDI	测试数据输入 (Test Data Input)	测试指令和编程数据的串行输入引脚。数据在 TCK 的上升沿移入。
TDO	测试数据输出 (Test Data Output)	测试指令和编程数据的串行输出引脚，数据在 TCK 的下降沿移出。如果数据没有被移出时，该引脚处于高阻态。
TMS	测试模式选择 (Test Mode Select)	控制信号输入引脚，负责 TAP 控制器的转换。TMS 必须在 TCK 的上升沿到来之前稳定。
TCK	测试时钟输入 (Test Clock Input)	时钟输入到 BST 电路，一些操作发生在上升沿，而另一些发生在下降沿。
TRST	测试复位输入 (Test Reset Input)	低电平有效，异步复位边界扫描电路(在 IEEE 规范中，该引脚可选)。

JTAG Test




Figure Boundary Scanning Data Shifting




Figure Internal structure of the JTAG BST system

图 The relevant structure diagram of JTAG BST system and FLEX device





Figure: The Selection Command Mode Sequence of JTAG BST



The command mode of TAP controller is as follows: :

**SAMPLE / PRELOAD
instruction mode**

**EXTEST instruction
mode**

**BYPASS
instruction mode**


**IDCODE
instruction mode**

**USERCODE instruction
mode**

CPLD and FPGA Program and configure


10 Pin interfance

ByteBlaster
顶视图



IO function

引脚	1	2	3	4	5	6	7	8	9	10
PS 模式	DCK	GND	CONF DONE	VCC	nCONFIG	-	nSTATUS	-	DATA0	GND
JATG 模式	TCK	GND	TDO	VCC	TMS	-	-	-	TDI	GND



CPLD/FPGA Program and configure

CPLD在系统编程




图 2-48 CPLD 编程下载连接图

CPLD/FPGA Program and configure

CPLD在系统编程




图 2-49 多 CPLD 芯片 ISP 编程连接方式

CPLD/FPGA Program and configure

FPGA专用配置器件




图 2-51 EPCS 器件配置 FPGA 的电路原理图

CPLD/FPGA Program and configure

使用单片机配置FPGA




图 2-52 PS 模式的 FPGA 配置时序

CPLD/FPGA Program and configure

使用单片机配置FPGA




图 2-53 用 89C52 进行配置

CPLD/FPGA Program and configure

使用CPLD配置FPGA





图 2-54 用 MAX II CPLD 进行配置

IP Core

IP (Intellectual Property)



IP Company

 ARM

FPGA/CPLD Development

采用更小线宽的工艺

JTAG在系统可编程

JTAG

加密功能。

短路保护功能。

DSP模块

多种内嵌Memory


嵌入式逻辑分析

PLL模块

高速串行I/O

处理器核

.....



SOC: SYSTEM ON A CHIP

SOPC: SYSTEM ON A PROGRAMMABLE CHIP

Hard Copy

- ⌘ Once an FPGA design is verified, validated and used successfully, there is an option to migrate it to structured ASIC
- ⌘ This option is known as Hard Copy
- ⌘ Using hard copy, FPGA design can be migrated to hard-wired design removing all configuration circuitry and programmability so that the target chip can be produced in high volume
- ⌘ Hard copied chip uses 40% less power than FPGA and the internal delays are reduced

Presentation References

- ⌘ The Three Ages of the FPGA
<https://www.youtube.com/watch?v=4ntXSyOhlBY>
- ⌘ S. Brown and J. Rose, "Architecture of FPGAs and CPLDs: A Tutorial", Department of Electrical and Computer Engineering, University of Toronto
- ⌘ <https://en.wikipedia.org/wiki/Verilog>
- ⌘ FPGAs; Lesson 1: Concept Guide and Step by Step Tutorial to Flash
<https://www.youtube.com/watch?v=pDE2qenDXKQ>