











#### TPS7B7701-Q1, TPS7B7702-Q1

SLVSCE8C -JANUARY 2015-REVISED SEPTEMBER 2018

## TPS7B770x-Q1, Automotive, Single- and Dual-Channel Antenna LDO With Current Sense

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification 2
  - Device CDM ESD Classification C4B
- Single and Dual-Channel LDO With Current Sense and Adjustable Current-Limit
- 4.5-V to 40-V Wide Input Voltage Range, 45-V Load Dump
- Power Switch Mode When Tying FB to GND
- 1.5-V to 20-V Adjustable Output Voltage
- Up to 300-mA Output Current per Channel
- Adjustable Current-Limit With External Resistor
- High Accuracy Current-Sense to Detect Antenna Open Condition at Low Current Without Further Calibration
- High Power-Supply Rejection Ratio: Typical 73 dB at 100 Hz
- Integrated Reverse-Polarity Protection, Down to -40 V and No Need for External Diode
- 500-mV Max Dropout Voltage at 100-mA Load
- Stable With Output Capacitor in 2.2-µF to 100-µF Range (ESR 1 m $\Omega$  to 5  $\Omega$ )
- **Integrated Protection and Diagnostics** 
  - Thermal Shutdown
  - Undervoltage Lockout (UVLO)
  - **Short-Circuit Protection**
  - Reverse Battery Polarity Protection
  - Reverse-Current Protection
  - Output Short-to-Battery Protection
  - **Output Inductive Load Clamp**
  - Multiplexing Current Sense Between Channels and Devices
  - Ability to Distinguish All Faults With Current
- 16-Pin HTSSOP PowerPAD™ Package

## **Applications**

- Infotainment Active-Antenna Power Supplies
- Surround-View Camera Power Supplies
- High-Side Power Switch For Small-Current Applications

## 3 Description

The TPS7B770x-Q1 family of devices feature a single and dual, high-voltage low-dropout regulator (LDO) with current sensing, designed to operate with a wide input-voltage range from 4.5 V to 40 V (45-V load dump protection). These devices provide power to the low-noise amplifiers of the active antenna through a coax cable with 300 mA per channel current. Each channel also provides an adjustable output voltage from 1.5 V to 20 V.

These devices provide diagnostics through the current sense and error pins. To monitor the load current, a high-side current-sense circuitry provides a proportional analog output to the sensed load current. The accurate current sense allows detection of open, normal, and short-circuit conditions without the need further calibration. Current sense can be multiplexed between channels and devices to save analog-to-digital converter (ADC) resources. Each channel also implements adjustable current limit with an external resistor.

An integrated reverse polarity diode eliminates the need for an external diode. These devices feature standard thermal shutdown, short-to-battery protection on the output, and reverse current protection. Each channel has internal inductive clamp protection on the output during inductive switch off.


These devices operate over a -40°C to +125°C ambient temperature range.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	CHANNEL
TPS7B7701-Q1	HTSSOP (16)	Single
TPS7B7702-Q1	HTSSOP (16)	Dual

(1) For all available packages, see the package option addendum at the end of the data sheet.

#### **Application Diagram**





## **Table of Contents**

1	Features 1	7.4 Device Functional Modes	14
2	Applications 1	8 Application and Implementation	
3	• •	8.1 Application Information	
ა 4	Description	8.2 Typical Application	
<del>-</del> 5	Pin Configuration and Functions	9 Power Supply Recommendations	
ა 6	Specifications	10 Layout	
U	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines	
	6.2 ESD Ratings	10.2 Layout Example	19
	6.3 Recommended Operating Conditions	11 Device and Documentation Support	. 20
	6.4 Thermal Information	11.1 Documentation Support	
	6.5 Electrical Characteristics5	11.2 Related Links	20
	6.6 Switching Characteristics 6	11.3 Receiving Notification of Documentation Update	s 20
	6.7 Typical Characteristics	11.4 Community Resources	20
7	Detailed Description 10	11.5 Trademarks	20
	7.1 Overview 10	11.6 Electrostatic Discharge Caution	20
	7.2 Functional Block Diagram 10	11.7 Glossary	20
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	. 20

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (November 2015) to Revision C	Page
•	Changed NC pin description in <i>Pin Functions</i> table to clarify which pins are internally connected	3
•	Added row to Recommended Operating Conditions for OUT1, OUT2, and OUT regarding switched-mode operation	4
<u>•</u>	Changed Current-Limit Resistor Selection section for clarity	17
CI	hanges from Revision A (May 2015) to Revision B	Page
•	Deleted the min and max limits of –4% and 4% from the current-limit threshold voltage parameter in the <i>Electrical Characteristics</i> table	6
•	Added to the current-limit accuracy table note for the programmable current-limit accuracy parameter in the Electrical Characteristics table	6
•	Added graphs for the TPS7B7701-Q1 device in the Typical Characteristics section	<mark>7</mark>
•	Deleted the channel 2 PSRR graph in the Typical Characteristics section	<b>7</b>
•	Added additional test conditions for the 9- to 16-V Line Transient and Power Up graphs in the Typical Characteristics section	9
•	Added additional test conditions of the Power Up graphs in the Application Curves section	18
CI	hanges from Original (January 2015) to Revision A	Page
	Released full version of data sheet	1




## 5 Pin Configuration and Functions

#### Single-Channel TPS7B7701-Q1 PWP Package 16-Pin HTSSOP With PowerPAD Top View



#### Dual-Channel TPS7B7702-Q1 PWP Package 16-Pin HTSSOP With PowerPAD Top View



#### **Pin Functions**

	PIN					
NAME	SINGLE- CHANNEL	DUAL- CHANNEL	TYPE	DESCRIPTION		
EN	2	_	Input	Active-high enable input for the OUT pin with internal pulldown.		
EN1	_	2	Input	Active-high enable input for the OUT1 pin with internal pulldown.		
EN2	_	3	Input	Active-high enable input for the OUT2 pin with internal pulldown.		
ERR	9	9	Output	This pin is an open-drain fault indicator for general faults.		
FB	15	_	Input	Feedback input for setting OUT voltage. Connect FB to GND for current-limited switch operation.		
FB1	_	15	Input	Feedback input for setting OUT1 voltage. Connect FB1 to GND for current-limited switch operation.		
FB2	_	13	Input	Feedback input for setting OUT2 voltage. Connect FB2 to GND for current-limited switch operation.		
GND	12	12	Ground	Ground reference		
IN	1	1	Power	Input power-supply voltage		
LIM	10	_	Output	Programmable current-limit pin. Connect a resistor to GND to set the current limitation level. This pir does not need an external capacitor. To set to internal current limit, short this pin to GND.		
LIM1	_	10	Output	Programmable current-limit pin for channel 1. Connect a resistor to GND to set the current limitation level for channel 1. This pin does not need an external capacitor. To set to internal current limit, short this pin to GND.		
LIM2	_	11	Output	Programmable current-limit pin for channel 2. Connect a resistor to GND to set the current limitation level for channel 2. This pin does not need an external capacitor. To set to internal current limit, short this pin to GND.		
NO	3, 13, 14	_	_	Not connected. Connect the NC pins to ground or leave floating.		
NC	6, 7, 11	_	_	Internally connected. These pins must either be floated or connected to GND.		
OUT	16	_	Power	Output voltage		
OUT1	_	16	Power	Output voltage 1		
OUT2	_	14	Power	Output voltage 2		
SENSE	5	_	Output	Output of current sense for sensing. To set the SENSE output voltage level, connect a resistor between this pin and GND. In addition, connect a 1-µF capacitor from this pin to GND for frequency compensation of the current-sense loop. Short this pin to GND if not used.		
SENSE1	_	5	Output	Output of current sense for sensing. SENSE1 current is proportional to the current flow through OUT1		
SENSE2	_	6	Output	and SENSE 2 current is proportional to OUT2 current when SENSE_SEL and SENSE_EN are low. To set the SENSEx output voltage level, connect a resistor between this pin and GND. In addition, connect a 1-µF capacitor from the SENSEx pin to GND for frequency compensation of the current-sense loop. Short the SENSEx pin to GND if not used.		
SENSE_EN	8	8	Input	This pin is the enable and disable of the current-sense pin for multiplexing, active-low enable.		
SENSE_SEL	_	7	Input	This pin selects the current sense between channel 1 and channel 2. See Table 2 for details.		
V <sub>CC</sub>	4	4	Output	Internal 4.5-V regulator. Connect 1- $\mu F$ ceramic capacitor between $V_{CC}$ and GND for frequency compensation.		



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
lanut valtaga	Unregulated input, IN	-40	45	V
Input voltage	EN, EN1, and EN2	-0.3	45	V
Degulated output(2)	V <sub>CC</sub> <sup>(3)(4)</sup>	-0.3	6	V
Regulated output (2)	OUT1 and OUT2	-0.3	45	V
	SENSE, SENSE1, and SENSE2 <sup>(3)(4)</sup>	-0.3	V <sub>CC</sub> + 0.3	V
Low-voltage pins	LIM, LIM1, LIM2, $\overline{\text{SENSE\_EN}}$ , SENSE_SEL, $\overline{\text{ERR}},$ FB, FB1, and FB2 $^{(3)(4)}$	-0.3	7	V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Operating ambient temperature, T <sub>A</sub>		-40	125	°C
Storage Temperature,	$T_{stg}$	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	Corner pins (1, 8, 9, and 16)	±750	V
			Other pins	±500	

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VI	Unregulated input		4.5	40	V
	EN, EN1, and EN2		0	40	V
	Low-voltage pins	SENSE, SENSE1, SENSE2, SENSE_EN, SEN_SEL, ERR, FB, FB1, FB2, LIM, LIM1, LIM2, and V <sub>CC</sub>	0	5.3	V
	OUT1 OUT2 and OUT	Normal-mode operation	1.5 20	20	V
	OUT1, OUT2, and OUT	Switched-mode operation	1.5	35	V
Co	Output capacitor stability ran	nge	2.2	100	μF
C <sub>O(ESR)</sub>	Output capacitor ESR stabil	ity range	0.001	5	Ω
TJ	Junction temperature		-40	150	°C
T <sub>A</sub>	Ambient temperature		-40	125	°C

<sup>(2)</sup> There is an internal diode connects between the OUT and GND pins with 300-mA DC current capability for inductive clamp protection.

<sup>(3)</sup> All voltage values are with respect to GND.

<sup>(4)</sup> Absolute maximum voltage.



#### 6.4 Thermal Information

		TPS7B7701-Q1	TPS7B7702-Q1	
THERMAL METRIC <sup>(1)</sup>		PWP (HTSSOP)	PWP (HTSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	45.9	40.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.2	27.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24.7	22.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	24.5	22	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.7	2.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

at  $V_1 = 14 \text{ V}$  and  $T_1 = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VO	LTAGE AND CURRENT (IN)					
VI	Input voltage		4.5		40	V
	Outcocost oursest	TPS7B7701-Q1: $V_{I} = 4.5$ to 40 V, $V_{(EN)} \ge 2$ V, $I_{(OUT)} = 0.1$ mA		0.6	1	A
IQ	Quiescent current	TPS7B7702-Q1: $V_I$ = 4.5 to 40 V, $V_{(EN1)}$ and $V_{(EN2)}$ $\geq$ 2 V, $I_{(OUT1)}$ and $I_{(OUT2)}$ = 0.1 mA		0.6	1	mA
	Chartelesses	TPS7B7701-Q1: EN = GND			5	
I(shutdown)	Shutdown current	TPS7B7702-Q1: EN1 = EN2 = GND			5	μΑ
	On another account	TPS7B7701-Q1: $V_{(EN)} \ge 2 \text{ V}, I_{(OUT)} \le 300 \text{ mA},$ GND current			4.5	A
I <sub>nom</sub>	Operating current	TPS7B7702-Q1: $V_{(EN1)}$ and $V_{(EN2)} \ge 2$ V, $I_{(OUT1)}$ and $I_{(OUT2)} \le 300$ mA, GND current			6	mA
$V_{(BG)}$	Bandgap	Reference voltage for FB	-2%	1.233	2%	V
$V_{(UVLO)}$	Undervoltage lockout falling	Ramp IN down until the output turns off			4	V
$V_{hys}$	Hysteresis			0.4		V
INPUT CON	TROL PINS (EN, EN1, EN2, SENSE_EN, ANI	SENSE_SEL)				
$V_{IL}$	Logic input low level	For EN, EN1, EN2, SENSE_EN, and SENSE_SEL	0		0.7	V
$V_{IH}$	Logic input high level	For EN, EN1, EN2, SENSE_EN, and SENSE_SEL	2			V
I <sub>I(SENSE_EN)</sub>	SENSE_EN input current	$V_{(SENSE\_EN)} = 5 \text{ V}, V_{(ENx)} \ge 2 \text{ V}$			10	μΑ
I <sub>I(SENSE_SEL)</sub>	SENSE_SEL input current	V <sub>(SENSE_EN)</sub> = 5 V, V <sub>(ENx)</sub> ≥ 2 V			10	μΑ
I <sub>I(EN)</sub>	Enable input current	V <sub>(ENx)</sub> ≤ 40 V			10	μΑ
REGULATE	D OUTPUT (OUT, OUT1, AND OUT2)					
Vo	Regulated output	$40 \text{ V} \ge \text{V}_{\text{I}} \ge \text{V}_{\text{O}} + 1.5 \text{ V} \text{ and } \text{V}_{\text{I}} \ge 4.5 \text{ V}, \text{I}_{\text{O}} = 1 \text{ to}$ 300 mA <sup>(†)</sup>	-2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_1 = V_O + 1.5 \text{ V to } 40 \text{ V and } V_1 \ge 6 \text{ V}, I_O = 10$ mA, voltage variation on FB pin			10	mV
$\Delta V_{O(\Delta IO)}$	Load regulation	I <sub>O</sub> = 1 mA to 200 mA, voltage variation on FB pin			20	mV
V <sub>(DROPOUT)</sub>	Dropout voltage	Measured between IN and OUTx, I <sub>O</sub> = 100 mA			500	mV
Io	Output current	V <sub>O</sub> in regulation	0		300	mA
PSRR	Power supply ripple rejection (2)	$I_O = 100 \text{ mA}, C_O = 2.2 \mu\text{F}, f = 100 \text{ Hz}$		73		dB
CURRENT S	ENSE AND CURRENT-LIMIT	,				
I <sub>O</sub> /I <sub>SENSE</sub>	OUTx to SENSEx current ratio (I <sub>O</sub> / I <sub>SENSEx</sub> )	$V_1 = 4.5 \text{ V to } 40 \text{ V}, 5 \text{ mA} \le I_0 \le 300 \text{ mA}$		198		

<sup>(1)</sup> External feedback resistor is not considered.

<sup>(2)</sup> The thermal data is based on JEDEC standard high K profile – JESD 51-7. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated

<sup>(2)</sup> Design information; specified by design, not production tested.



## **Electrical Characteristics (continued)**

at  $V_1 = 14 \text{ V}$  and  $T_J = -40^{\circ}\text{C}$  to +150°C (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sub>O</sub> = 100 to 300 mA	-3%		3%	
	OUT. to CENCE	I <sub>O</sub> = 50 to 100 mA	-5%		5%	
	OUTx to SENSEx current ratio accuracy	I <sub>O</sub> = 10 to 50 mA	-10%		10%	
		I <sub>O</sub> = 5 to 10 mA	-20%		20%	
I <sub>O</sub> /I <sub>LIM</sub>	OUTx to LIMx current ratio (I <sub>O</sub> / I <sub>LIM</sub> )	V <sub>I</sub> = 4.5 V to 40 V, 50 mA ≤ I <sub>(LIMx)</sub> ≤ 300 mA		198		
I <sub>(LIMx)</sub>	Programmable current-limit accuracy <sup>(3)</sup>	$V_{I} = 4.5 \text{ V to } 40 \text{ V}, 50 \text{ mA} \le I_{(LIMx)} \le 300 \text{ mA}$	-8%		8%	
I <sub>L(LIMx)</sub>	Internal current-limit	LIMx shorted to GND	340		550	mA
I <sub>lkg</sub>	SENSE, SENSE1, SENSE2, LIM, LIM1, and LIM2 leakage current	ENx = GND, T <sub>A</sub> = 25°C			2	μΑ
V <sub>(LIMx_th)</sub>	Current-limit threshold voltage	Voltage on the LIM, LIM1, and LIM2 pins when output current is limited		1.233		V
V <sub>(SENSEx_stb)</sub>	Current-sense short-to-battery fault voltage	When short-to-battery or reverse current conditions are detected	3.05	3.2	3.3	V
V <sub>(SENSEx_tsd)</sub>	Current-sense thermal shutdown fault voltage	When thermal shutdown is detected	2.7	2.85	3	V
V <sub>(SENSEx_cl)</sub>	Current-sense current-limit fault voltage	When current-limit conditions are detected	2.4	2.55	2.65	V
I <sub>(SENSEx_H)</sub>	Current-sense fault condition current	When short-to-battery, reverse current, thermal shutdown, or current-limit conditions are detected	3.3			mA
FAULT DET	ECTION					
V <sub>(stb_th)</sub>	Short-to-battery threshold	V <sub>(OUTx)</sub> - V <sub>I</sub> , checked during turnon sequence	-500	-55	110	mV
I <sub>(REV)</sub>	Reverse current detection level	Power FET on (SW or LDO mode)	-100	-40	-1	mA
T <sub>SD</sub>	Thermal shutdown	Junction temperature		175		°C
T <sub>SD(hys)</sub>	Thermal shutdown hysteresis			15		°C
INTERFACE	CIRCUITRY					
V <sub>OL</sub>	ERR output low	I <sub>(SINK)</sub> = 5 mA			0.4	V
I <sub>lkg</sub>	ERR open-drain leakage current	ERR high impedance, 5-V external voltage is applied at ERR			1	μΑ
R <sub>(OUTx-off)</sub>	OUT pulldown resistor <sup>(2)</sup>	ENx = GND		50		kΩ
I <sub>R(lkg)</sub>	Reverse leakage current	-40 V < V <sub>I</sub> < 0 V, reverse current to IN		0.6		mA
V <sub>CC</sub>	Internal voltage regulator	V <sub>I</sub> = 5.5 to 40 V, I <sub>CC</sub> = 0 mA	4.25	4.5	4.75	V
I <sub>CC(lim)</sub>	Internal voltage-regulator current-limit		15		70	mA

<sup>(3)</sup> The current-limit accuracy is maintained when the current limit is set between 50 mA and 300 mA, and it includes the deviation of the current-limit threshold voltage V<sub>(LIMx\_th)</sub>.

#### 6.6 Switching Characteristics


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SEN	ISE AND CURRENT-LIMIT					
t <sub>d(SENSE_SEL_r)</sub>	Current-sense delay time from the rising edge of SENSE_SEL (1)	V <sub>(ENx)</sub> ≥ 2 V, <del>SENSE_EN</del> = GND, SENSE_SEL rise from 0 to 5 V		10		μs
$t_{\text{d(SENSE\_SEL\_f)}}$	Current-sense delay time from the falling edge of SENSE_SEL (1)	V <sub>(ENx)</sub> ≥ 2 V, SENSE_EN = GND, SENSE_SEL fall from 5 to 0 V		10		μs
t <sub>d(SENSE_EN_r)</sub>	Current-sense delay time from rising edge of SENSE_EN <sup>(1)</sup>	V <sub>(ENx)</sub> ≥ 2 V, SENSE_EN rise from 0 to 5 V		10		μs
t <sub>d(SENSE_EN_f)</sub>	Current-sense delay time from falling edge of SENSE_EN <sup>(1)</sup>	V <sub>(ENx)</sub> ≥ 2 V, SENSE_EN fall from 5 to 0 V		10		μs
FAULT DETEC	TION					
t <sub>(PD_RC)</sub>	Reverse current (Short-to-BAT) shutdown deglitch time	Delay to shut down the switch or LDO after a drop over r <sub>on</sub> becomes negative, I <sub>(OUTx)</sub> = -200 mA (typical), T <sub>A</sub> = 25°C		5	20	μs
t <sub>(BLK_RC)</sub>	Reverse current blanking time	Blanking time for reverse-current detection after power up, the rising edge of the ENx pin, or the current limiting event is over		16		ms

(1) Design information; specified by design; not production tested.



## 6.7 Typical Characteristics

at V<sub>I</sub> = 14 V (unless otherwise specified)





## **Typical Characteristics (continued)**

at V<sub>I</sub> = 14 V (unless otherwise specified)




Figure 7. Dropout Voltage vs Output Current




Figure 8. Current Limit vs Ambient Temperature




Figure 9. PSRR TPS7B770x-Q1




Figure 10. Current Sense Ratio vs Output Current, TPS7B7702-Q1 Channel 1




Figure 11. Current Sense Ratio vs Output Current, TPS7B7702-Q1 Channel 2





Figure 12. 1-mA to 170-mA Load Transient

Submit Documentation Feedback



## **Typical Characteristics (continued)**

at V<sub>I</sub> = 14 V (unless otherwise specified)






## 7 Detailed Description

#### 7.1 Overview

The TPS7B770x-Q1 family of devices feature a single- or dual-channel, high voltage LDO with a current-sense function. These devices operate with a wide input-voltage range of 4.5 V to 40 V (45-V load dump protection). These devices also offers protection of antenna lines against electrostatic discharge (ESD) and from short-toground, short-to-battery, and thermal overstress. Device output voltage is adjustable from 1.5 V to 20 V through an external resistor divider. Alternatively, each channel can be configured as a switch.

These devices monitor the load. Accurate current sense allows for detection of open, normal, and short-circuit conditions without the need of further calibration. The current sense can also be multiplexed between channels and devices to save ADC resources. Each channel also provides an adjustable current limit with external resistor.

## 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Fault Detection and Protection

The device includes both analog current sense and digital fault pins for full diagnostics of different fault conditions.

The current-sense voltage scale is selected based on the output-current range of interest. Figure 19 shows a recommended setting that allows for full diagnostics of each fault. Before the device goes into current-limit mode, the output current-sense voltage is linearly proportional to the actual load current. During a thermal-shutdown (TSD) and short-to-battery (STB) condition, the current-sense voltage is set to the fault voltage level that is specified in the *Electrical Characteristics* table.




Figure 19. Functionality of the Current-Sense Output

#### 7.3.2 Short-Circuit and Overcurrent Protection

The current limit on each channel is programmed by selecting the external resistor. The voltage on LIMx pin is compared with an internal voltage reference. When the threshold is exceeded, the current limit is triggered. The output of the current limited channel continues to remain on and the current is limited.

Under current-limit status, the  $\overline{ERR}$  pin asserts low and the SENSE voltage of the fault channel is internally pulled up to a voltage rail between 2.4 V and 2.65 V as shown in Figure 19. At this moment, the output voltage is not disabled. The microcontroller (MCU) should monitor the voltage at the SENSEx pin or  $\overline{ERR}$  pin to disable the faulted channel by pulling the  $\overline{ENx}$  pin low. If a current-limit condition exists for a long period of time, thermal shutdown can be triggered and shutdown the output.

#### 7.3.3 Short-to-Battery and Reverse Current Detection

Shorting the OUT pin to the battery because of a fault in the system is possible. Each channel detects this failure by comparing the voltage at the OUT and IN pins before the switch turns on. Each time the LDO switch is enabled on the rising edge of the EN pin or during the exiting of the thermal shutdown, the short-to-battery detection occurs. At this moment, if the device detects the short-to-battery fault, the LDO switch is latched off, the ERR pin is asserted low, and the fault-channel SENSE voltage is pulled up internally to a voltage rail between 3.05 V and 3.3 V. The device operates normally when the short-to-battery is removed and the EN pin is toggled.



### **Feature Description (continued)**

During normal operation if a short-to-battery fault results in reverse current for more than 5 µs (typical), the LDO switch is latched off and the ERR pin is asserted low. To remove the latched condition after a short-to-battery (reverse current) fault, the condition must first be removed and then the EN pin must be toggled.

Series inductance and the output capacitor can produce ringing during power up or recovery from current limit, resulting in an output voltage that temporarily exceeds the input voltage. The 16-ms (typical) reverse-current blanking can help filter this ringing.

For the dual-channel antenna LDO application, if both channels are enabled and one channel is shorted to ground after power up, the current drawn from the input capacitor can result in a temporary dip in the input voltage, which can trigger the reverse-current detection fault. To avoid this false trigger event, care must be taken when selecting the input capacitor; an increase of the input capacitor value is recommended.

#### 7.3.4 Thermal Shutdown

The device incorporates a TSD circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature decreases by 15°C (typical) than the TSD trip point, the output is turned on again. The SENSE voltage is internally pulled up to a voltage rail between 2.7 V and 3 V during TSD status.

#### **NOTE**

The purpose of the design of the internal protection circuitry of the TPS7B770x-Q1 family of devices is to protect against overload conditions and is not intended as a replacement for proper heat-sinking. Continuously running the device into thermal shutdown degrades device reliability.

#### 7.3.5 Integrated Reverse-Polarity Protection

The device integrates a reverse-connected PMOS to block the reverse current during reverse polarity at the input and output short-to-battery condition. A special ESD structure at the input is specified to withstand –40 V.

#### 7.3.6 Integrated Inductive Clamp

During output turnoff, the cable inductance continues to source the current from the output of the device. The device integrates an inductive clamp to help dissipate the inductive energy stored in the cable. An internal diode is connected between OUT and GND pins with a DC-current capability of 300 mA for inductive clamp protection.

#### 7.3.7 Undervoltage Lockout

The device includes an undervoltage lockout (UVLO) threshold that is internally fixed. The undervoltage lockout activates when the input voltage on the IN pin drops below  $V_{(UVLO)}$ . The UVLO makes sure that the regulator is not latched into an unknown state during low input-supply voltage. If the input voltage has a negative transient that drops below the UVLO threshold and then recovers, the regulator shuts down and powers up with a normal power-up sequence when the input voltage is above the required levels.

**Table 1. Fault Table** 

FAILURE MODE	V <sub>(SENSE)</sub>	ERR	LDO SWITCH OUTPUT	LATCHED
Open load	lo × Ryonnon	HIGH	Enabled	No
Normal	$\frac{\text{IO} \times \text{R}(\text{SENSE})}{198}$	HIGH	Enabled	No
Overcurrent		HIGH	Enabled	No
Short-circuit or current limit	2.4 to 2.65 V	LOW	Enabled	No
Thermal shutdown	2.7 to 3 V	LOW	Disabled	No
Output short-to-battery	3.05 to 3.3 V	LOW	Disabled	Yes
Reverse current	3.05 to 3.3 V	LOW	Disabled	Yes



#### 7.3.8 Enable (EN, EN1, and EN2)

The TPS7B7702-Q1 device features two active-high enable inputs, EN1 and EN2. The EN1 pin controls output voltage 1, OUT1, and the EN2 pin controls output voltage 2, OUT2. The devices consumes a maximum of shutdown current 5- $\mu$ A when the ENx pins are low. Both the EN1 and EN2 pins have a maximum internal pulldown of 10  $\mu$ A.

The TPS7B7701-Q1 device features one active-high enable input. The device consumes a maximum shutdown current of 5 μA when the EN pin is low. The EN pin has a maximum internal pull down of 10 μA.

#### 7.3.9 Internal Voltage Regulator (V<sub>CC</sub>)

The device features an internal regulator that regulates the input voltage to 4.5 V to power all internal circuitry. Bypass a 1- $\mu$ F ceramic capacitor from the V<sub>CC</sub> pin to the GND pin for frequency compensation. The V<sub>CC</sub> pin can be used as a power supply for external circuitry with up to 15-mA current capability.

#### 7.3.10 Current Sense Multiplexing

The two, independent current sense pins (one for each channel) provide flexibility in the system design. When the ADC resource is limited, the device allows the multiplexing of the current sense pins by only using one current sense pin and one ADC to monitor all the antenna outputs.

The SENSE\_SEL pin (TPS7B7702-Q1 only) selects the channels to monitor the current. The SENSE\_EN pin enables and disables the SENSE pin, allowing multiplexing between chips. Therefore, only one ADC and one resistor is needed for current-sense diagnostics of multiple outputs. When the SENSE1 pin is connected to an ADC, the current flow through both channels can be sensed by changing the electrical level at the SENSE\_SEL pin.

Table 2 lists the selection logic for the current sense.

Table 2. SENSE\_EN and SEN\_SEL Logic Table

SENSE_EN	SEN_SEL	SENSE1 Status	SENSE2 Status		
LOW	LOW	CH1 current	CH2 current		
LOW	HIGH	CH2 current	HIGH impedance		
HIGH	_	HIGH impedance	HIGH impedance		

Figure 20 shows the application of four antenna channels sharing one ADC resource.




Figure 20. Current Multiplexing Application Block



#### 7.3.11 Adjustable Output Voltage (FB, FB1, and FB2)

Using an external resistor divider selects an output voltage between 1.5 V and 20 V. Use Table 2 to calculate the output voltage ( $V_{\Omega}$ ). The recommended value for both R1 and R2 is less than 100 k $\Omega$ .

V<sub>O</sub> = 
$$\frac{V_{(FB)} \times (R1 + R2)}{R2}$$

where

•  $V_{(FB)} = 1.233 \text{ V}$  (1)




Figure 21. TPS7B770x-Q1 Output Voltage Setting Connection

The TPS7B770x-Q1 family of devices can also be used as a current-limited switch by connecting the FB pin to the GND pin.

### 7.4 Device Functional Modes

#### 7.4.1 Operation With IN < 4.5 V

The maximum UVLO voltage is 4 V and the device operates at an input voltage above 4.5V. The device can also operate at lower input voltage. No minimum UVLO voltage is specified. At an input voltage below the actual UVLO voltage, the device does not operate.

### 7.4.2 Operation With EN Control

The threshold of EN rising edge is 2 V (maximum). With the EN pin held above that voltage and the input voltage above 4.5 V, the device becomes active. The EN falling edge is 0.7 V (minimum). Holding the EN pin below that voltage disables the device which therefore reduces the quiescent current of the device.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS7B770x-Q1 family of devices is a single- or dual-channel 300-mA LDO regulator with high, accurate current sense and a programmable current-limit function. Use the PSPICE transient model to evaluate the base function of the devices. Go to <a href="https://www.ti.com">www.ti.com</a> to download the PSPICE model and user's guide for the devices.

### 8.2 Typical Application

Figure 22 shows the typical application circuit for the TPS7B770x-Q1 family of devices. Different values of external components can be used depending on the end application. An application can require a larger output capacitor during fast load steps to prevent large drops on output voltage. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




Figure 22. TPS7B770x-Q1 Typical Application



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the design parameters.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4.5 to 40 V
Output voltage	1.5 to 20 V
Output capacitor range	2.2 to 100 μF
Output Capacitor ESR range	0.001 to 5 $\Omega$
SENSE resistor	See the Current Sense Resistor Selection section
Programmable current limit	50 to 300 mA

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage
- Output voltage
- Output current
- Current limit
- ADC voltage rating

#### 8.2.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 10  $\mu$ F. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. The capacitor value should be between 2.2  $\mu F$  and 100  $\mu F$ . The ESR range should be between 1 m $\Omega$  and 5  $\Omega$ . TI recommends selecting a ceramic capacitor with low ESR to improve the load transient response.

#### 8.2.2.3 Current Sense Resistor Selection

The current-sense outputs, SENSEx (SENSE, SENSE1, and SENSE2), are proportional to the output current at the OUT, OUT1, and OUT2 pins with a factor of 1/198. An output resistor,  $R_{(SENSE)}$ , must be connected between the SENSEx pin and ground to generate a current sense voltage to be sampled by ADC. Use Equation 2 to calculate the voltage at SENSEx pin  $(V_{(SENSEx)})$ .

$$V_{(SENSEx)} = I_{(SENSEx)} \times R_{(SENSEx)}$$

where

$$I_{(SENSEx)} = \frac{I_{(OUTx)}}{198}$$
 (2)

For this example, select 1.5 k $\Omega$  as a value for R<sub>(SENSEx)</sub>. Do not consider the resistor and current-sense accuracy.

For a load current of 198 mA, use Equation 3 to calculate the value of V<sub>(SENSEx)</sub>.

$$I_{(SENSEx)} = \frac{198 \text{ mA}}{198} = 1 \text{ mA} \rightarrow V_{(SENSEx)} = 1 \text{ mA} \times 1.5 \text{ k}\Omega = 1.5 \text{ V}$$
 (3)

(4)



To avoid any overlap between normal operation and current-limit or short-to-ground phase, using Equation 4 to select the value of the SENSE resistor is recommended.

$$R_{(SENSEx)} \le \frac{198 \times 2.4 \text{ V}}{I_{Omax}}$$

where

- 198 is the output current to current-sense ratio
- 2.4 V is the minimum possible voltage at the SENSEx pin under a short-circuit fault case
- I<sub>Omax</sub> is the maximum possible output current under normal operation

To stabilize the current-sense loop, connecting a 1-μF ceramic capacitor at the SENSE, SENSE1, or SENSE2 pin is required. Table 4 lists the current sense accuracy across temperature.

**Table 4. Current Sense Accuracy** 

OUTPUT CURRENT	CURRENT SENSE ACCURACY
5 mA to 10 mA	20%
10 mA to 50 mA	10%
50 mA to 100 mA	5%
100 mA to 300 mA	3%

#### 8.2.2.4 Current-Limit Resistor Selection

The current at the LIMx pins (LIM, LIM1, and LIM2) is proportional to the load current at the OUTx (OUT, OUT1, and OUT2) pins and is internally connected to a current-limit comparator referenced to 1.233 V. The current limit is programmable through the external resistor connected at LIMx pin. Use Equation 5 to calculate the value of the external resistor, R<sub>(LIMx)</sub>. The programmable current limit accuracy is 8% maximum across all conditions. The internal current limit of the device is set by shorting the LIM pin to ground. Because the current limit varies by 8%, Equation 6 shows how to calculate the minimum current limit value, and Equation 7 shows how to calculate the maximum current limit value.

$$R_{(LIMx)} = \frac{1.233 \text{ V}}{I_{(LIMx)}} \times 198$$

where

$$I_{(LIMx)(typ)} = \frac{1.233 \text{ V}}{R_{(LIMx)}} \times 198$$
(5)

$$I_{(LIMx)(min)} = I_{(LIMx)(typ)} \times 0.92 = (0.92) \left( \frac{1.233 \text{ V}}{R_{(LIMx)}} \times 198 \right)$$
(6)

$$I_{(LIMx)(max)} = I_{(LIMx)(typ)} \times 1.08 = (1.08) \left( \frac{1.233 \text{ V}}{R_{(LIMx)}} \times 198 \right)$$
(7)

Select a maximum current-limit value of 200 mA and use Equation 8 to calculate the value of R<sub>(LIMx)</sub>.

$$R_{(LIMx)} = \frac{1.08 \times 198 \times 1.233 \text{ V}}{I_{(LIMx)(max)}}$$
(8)

Using Equation 8 yields a  $R_{LIMx}$  value of 1.318 k $\Omega$ . The closest 1% resistor that can be selected is 1.33 k $\Omega$ . Now using Equation 7 and plugging in 1.33 k $\Omega$  for  $R_{LIMx}$  yields a maximum current of 198.2 mA. Keep in mind this result does not include resistor tolerance in the calculation. To make sure that the current does not exceed the set amount, resistor tolerance must also be included in the equation.



## 10.2 Layout Example




Figure 25. TPS7B770x-Q1 Layout Example



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B7701QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B7701	Samples
TPS7B7702QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B7702	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B7701QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7B7701QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0	

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.

